The boundary scan (BS) technique, formally known as IEEE-1149.1 Standard, offers a convenient alternative to physical probing by effectively migrating the test probe circuitry into the chip which enables a non-contact method of accessing chip pins for testing. In this paper, the incorporation of Built-In Self-Test (BIST) capabilities into the boundary scan architecture is presented. The Boundary Scan Register (BSR) input cells have been configured to operate as a Test Pattern Generator (TPG) in the BIST mode. The BSR input and output cells have been configured to operate as an Muti-Input Shift Register (MISR) in the BIST mode. The Tape Controller (TAPC) controls the BIST process. Instructions for BIST process are proposed. This configuration supports BIST for both the cascaded and noncascaded input and output cells of the BSR.
L Introduction
Advances in VLSI technology have led to the fabrication of chips that contain a very large number of transistors, integrated on a single chip. The cost of testing such devices increases with complexity so the incorporation of BIST capability [1] inside a chip is increasingly desirable, which is a design for testability technique. BIST requires hardware overhead to incorporate a TPG [2] [3] such as in Fig. 1 , a test response compactor [2] [4] such as in Fig. 2 , and a BIST controller into the system (core) logic to realize self test operations. (Fig. 1 and Fig. 2 have c; 's as binary constants, c; = 1 implies that a connection exists, while 0 implies that there is no connection.) The BILBO register is one of the structures designed specifically for test-per-clock BIST schemes [1] . Fig. 3 and Fig. 4 show two alternative BIST flip-flops, referred to as BILBO cell! and BILBO ce112, respectively [1] . These cells can be reconfigured using mode control signals B1, B2, and HOLD to perform the normal, test pattern generation (LFSR), MISR, scan, and hold modes. These control signals are generated from the BIST controller. The hold mode is used to freeze the resulting signature when a test session is finished. All cells are *Egypt= Armed Forced connected into a single scan chain in the scan mode either to provide access to the signature at the end of the test session or to seed the generator and the compactor (initial seed). These cells are considered the foundation of the user-defined data registers in IEEE-1149.1 standard architecture.
Assigned codes are chosen for B1, B2, and HOLD. They are based on the assumption that the normal mode and the scan mode operations of all BILBO registers are performed simultaneously and a BILBO register operates either in the TPG mode or the MISR mode for a particular test session. The binary values assigned to B1 and B2 need to have the same values in the normal mode (B1 = B2 = 0) and in the scan mode (B1 = B2 = 1). The binary values assigned to BI and B2 need to have different values in the TPG mode and in the MISR mode. BI = 1 and B2 = 0 in the TPG mode, and B1 = 0 and B2 = 1 in the MISR mode.
In the hold mode, HOLD signal is high where, in the BILBO cell!, both B1 and B2 are X (don't care) and, in the BILBO cell2, either one of B1 and B2, or both of them need to be high. Every BILBO register needs one distributed decoder to decode the control signal (B1, B2, and HOLD) into other appropriate control signals for the BILBO cells. BILBO celll and BILBO cell2 will be compared as:
• The performance penalty in the normal mode is lower in the case of BILBO ce112 than in the case of BILBO cell] .
• BILBO celll is fully tested but input A of the BILBO cell2 is not tested in the BIST mode.
• The area overhead of BILBO celll is less than the area overhead of BILBO ce112. However, the area overhead of the distributed decoder in BILBO ce112 is less than that required for BILBO cell! because the number of terms of the logic expression of the decoding signals are fewer in the case of BILBO ce112. In general, the area overhead of the BILBO register based on BILBO celll is less than the BILBO register based on BILBO cell2.
• From Fig. 3 and Fig. 4 , the propagation delay for the signal in the BIST mode is less in the case of BILBO celll than in the case of BILBO cell2. So BILBO celll is faster than BILBO ce112 in the BIST mode.
Also, the boundary scan (BS) technique [5] [6] Using the inherent BIST capabilities of the boundary scan architecture, defined in the IEEE-1149.1 standard, a new structure of the boundary scan architecture for BIST is introduced. This paper includes three section. The first section presents the design of the BIST boundary scan architecture. The second one presents test sequence of the BIST boundary scan. The last section is the conclusion.
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Design of BIST boundary scan architecture
This section relates to a BIST method for an IEEE-1149.1 boundary scan circuit. The BSR is designed to work in BIST mode. The instruction register supports new instructions to BIST operations. The TAP controller is designed to control the BIST process. The control signals, which feed the IR, BSR, and BYR, have been discussed in [1] . Control signals BI_BILBO, BI_BILBO, and HOLD_BILBO, connected to Bl, B2, and HOLD of the distributed decoder of the BILBO register (based on BILBO ce111), and control signals BIST mode, and BIST Inst enable will be discussed here. The control signal Enable Sync is used to switch between the clock of the chip and the clock of the boundary scan circuitry (TCK). This paper uses seven instructions. The list of these instructions with their binary codes is presented in Table 1 . SAMPLE/PRELOAD instruction, EXTEST instruction, INTEST instruction, and BYPASS instruction are public instructions, discussed in [1] ; the others are user-defined instructions which support the BIST process. The purpose of these instructions follows.
BIST-BSR:
The instruction BIST-BSR is a pin-permission operational instruction. It places the BSR between TDI and TDO, and puts the system (core) logic inputs under the control of the UPD flip-flops of BIST BSR input cells. During shifting, the signature generated in the BIST BSR cells after finishing BIST process can be shifted out and a new initial seed can be shifted in. While this is happening, the logic values, driven to the output pins, are controlled by the BIST BSR output cells so that known safe output values are held during the BIST process. At the UPDATE-DR state, an initial seed can he applied to the UPD flip-flops. At the RUN-TEST/IDLE state, the control signal BIST mode goes high on the falling edge of TCK and this signal feeds the BIST mode_O input of the BIST BSR output cells. Control signal BIST mode is shifted a half clock cycle to feed the BIST model input of the BIST BSR input cells. The shifted version of the control signal BIST mode goes high on the next rising edge of TCK The FSM stays in the RUN-TEST/ IDLE state for a specific number of clock cycles. When the FSM leaves this state, the signature generated in the B1ST BSR cells needs to be shifted out at the SHIFT_DR state. The FSM goes through the CAPTURE DR state before going to the SHIFT_DR state. The BSR does nothing in the CAPTURE_DR state to avoid the corruption of the signature (control signal BSR_CapShf remains low at the CAPTURE_DR state).
BIST-BILBO, first test session, referred to as BFT:
The BFT instruction places the userdefined register (BILBO register) between TDI and TDO. During shifting, the signature can be shifted out and a new initial seed can be shifted in. At the UPDATE-DR state and the CAPTURE_DR state, the register is in the hold state.
The BILBO registers have been divided into two groups for two test sessions.. The 'control signals BILBO and B2_BILBO feed BI and B2 of the BILBO register. of the first group, respectively. The control signalsBI_BILBO and B2 BILBO are permuted to feed 132 and BI of the BILBO register of the second'grotip, respectively. In the GIST mode, the first group operates as a TPG in the first test session and as an MISR in the second test session, and thei §icaticl group operates as' aii.MISIC*41141,114t jtystIsesSion and as a TPG in the second test session. These groups are configured as a single shift register in the shift mode. The storage elementi are assumed to be the edge-triggered D4ijpe flipflops. In the BFT instruction, and at the RUN-TEST/IDLE state, the control signal BI BILBO goes high and B2 BILBO goes low on the falling edge of TCK. The FSM stays in the RUN-TEST/IDLE state for a specific number of clock cycles. When the FSM leaves this state, the signature generated needs to be shifted out at the SHIFT_DR state. BIST-BILBO, second test session, referred to as BST: The BST instruction places the user-defined register (BILBO register) between TM and TDO. During shifting, the signature can be shifted out and a new initial seed can be shifted in. At the UPDATE-DR state and the CAPTURE_DR state, the register is in the hold state. In this instruction, and at the RUN-TEST/IDLE state, control signal BI_BILBO goes low and B2_BILBO goes high on the falling edge of TCK. The FSM stays in the RUN-TEST/IDLE state for a specific number of clock cycles. When the FSM leaves this state, the signature generated needs to be shifted out at the SHIFT_DR state. The truth table of the TAPC decoder outputs is shown in 
Test sequence of the BIST boundary scan
In this section, the steps of the BIST process are described through the simple structure shown in Fig. 10 . This structure has three combinational blocks Cl, C2, and C3. Cl is fed from the BIST BSR input cells and feeds the BILBO register G2, C2 is fed from the BILBO register G2 and feeds the BILBO register GI. C3 is fed from the BILBO register GI and feeds the BIST BSR output cells. This structure will be tested in two test sessions. Cl and C3 are tested in the first test session. In order to test Cl, the BIST BSR input cells are configured as a TPG and G2 is configured as an MISR. To test C3, 01 is configured as a TPG and the BIST BSR output cells are configured as an MISR. C2 is tested in the second test session with G2 configured as a TPG and G1 configured as an MISR.
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• BIST_Inst_e Fig. 10 . Block diagram of the system (core) logic in BIST. The control signal BIST Inst enable is active high when the instructions BIST-BSR, BFT, and BST are active. The control signal BIST Ins: enable is responsible to cause the cut in the case of the pseudo-exhaustive testing [7] [8] as shown in Fig. 10 .
The TAPC controls the sequence of these two test sessions. The following steps will summarize the BIST process:
In the first test session: 1. Initialize the FSM of the TAPC to the TEST-LOGIC-RESET state. 2. Load the IR with the PRELOAD instruction. This connects the BSR between TDI and TDO, but does not grant pin-permission. 3. Shift the initial seed into the BIST BSR cells. While this is happening, the initial seed, driven to the BIST BSR primary output cells, controls the output pins so that known safe output values are held during the BIST process. 4. Load the IR with the BFT instruction. This connects GI and G2 between TD1 and TDO, and grants pin-permission. 5. Shift the initial seeds into 01 and G2 at the SHIFT DR state. In the second test session:
10. Load the IR with BST instruction. This connects G1 and G2 between TDI and TDO, and grants pin-permission. 11. Shift the initial seeds into G1 and G2 at the SHIFT DR state. 12. Go to the RUN-TEST/IDLE state. In this state, control signal BI_BILBO goes low and B2_BILBO goes high to configure G1 as an MISR and G2 as a PETPG. Stay in this state for the required number of clock cycles. 13. When the FSM leaves this state, the signature generated in GI needs to be shifted out at the SHIFT_DR state. 14. Go to the TEST-LOGIC-RESET state and halt the test.
A complete design of a boundary scan testable circuit was presented. The system (core) logic implements 8-bit parallel multiplier. The multiplier requires 1908.5 GE (gate equivalent). The BIST BSR input/output cells requires 1314 GE. The remaining BS logic requires 761 GE. Verilog simulation indicates that all cells reported in this paper operate correctly under the control of the TAPC. The overhead of the BIST BSR input/output cells is high compared to the hardware required by the rest of the BS logic. By placing the BIST BSR input/output cells in the area between the I/O pad area and core area, the area overhead in the core area can be reduced. The full custom design for the BIST BSR input/output cells has been carried out using Cadence and the ES2 0.7p. CMOS process. In each case, the width of the cell has been restricted to fit the width of the associated I/O pad, which was taken from the ES2 library. The minimum space between the I/0 pads and the core logic is approximately 185 um. This space can be reduced in the core-limited version. More details are given in [1] .
Conclusion
The incorporation of BIST capabilities into the boundary scan architecture, defined in the IEEE-1149.1 standard has been investigated. This paper presented new boundary scan architecture for BIST. This structure has the following capabilities:
• The UPD flip-flops of the BIST BSR input cells have been configured to form a TPG in the BIST mode. The CAP flip-flops of the BISR BSR input and output cells have been configured to form an MISR in the BIST mode. This configuration supports BIST for either the cascaded or non-cascaded BSR input and output cells.
• The TAPC controls the BIST process; in addition to the standard boundary scan process.
Three instructions for BIST process have been presented to support the BIST operation for the BSR and the BILB Os (user defined registers). The structure given in the paper proposes that the chip operates in two test sessions. In the case where the chip needs more than two test sessions, it is easy to design other user-defined instructions to deal with other test sessions.
